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Abstract - When test vectors are applied to a circuit, the fault 
coverage increases. The rate of increase, however, could be 
circuit-dependent. In fact, the actual rise of fault coverage 
depends on the characteristics of vectors, as well as, on the cir- 
cuit. The paper shows that the average fault coverage can be 
computed kom circuit testability. A relationship between fault 
coverage and circuit testability is derived. The mathematical 
formulation allows computation of coverage for deterministic 
and random vectors. Applications of this analysis include: 
determination of circuit testability from fault simulation, cover- 
age prediction kom testability analysis, prediction of test 
length, and test generation by fault sampling. 
1. Introduction 
Figure 1 shows the nature of results obtained from fault 
simulation. It is speculated that the fault coverage of random 
vectors follows an exponential law [l]. There is no general 
agreement on how the coverage of deterministic vectors 
might be represented. Fig. 2 shows the distribution of faults 
in a circuit according to their detection probabilities [2]. 
Such data are assumed to be useful in assessing the testabil- 
ity of a circuit. However, in the absence of an explicit rela- 
tionship between the probabilistic testability and fault cover- 
age, designers often find it difficult to use testability data to 
estimate the size of the required test vector set or the fault 
coverage of a given vector set. The specific problem solved 
in this paper is: Find a relationship between probabilistic 
testability and fault coverage. 
Applications of the analysis presented in this paper are 
1) Assessing circuit testability from fault simulation, 2) 
Extrapolation of partial fault simulation results where full 
fault simulation is very expensive, 3) Finding the size of test 
sets for random and deterministic vectors, and 4) Fault sam- 
pling for test generation. Of these, the last application was 
recently described by us in [3]. To make the paper self- 
contained, we include the analytical framework introduced 
there and adapt it to the other applications. We elso intro- 
duce a new technique for estimating the (vector-dependent) 
testability of a circuit from the results of fault simulation 
with fault dropping. 
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Fig. 2 Typical testability analysis result. 
2. A Transform Relation 
We will f i s t  define two quantities that are relevant to 
fault analysis and then establish a relation between them. 
Detection Probability. The detection probabiliry of a fault 
is the probability of detecting that fault by a random vector. 
Detection probabilities of faults in a circuit can be 
represented by a distribution p (x): 
p (x )dx = Fraction of detectable faults with probability of 
detection between x and x +dx. 
Since x represents probability, p ( x )  is non-zero (and posi- 
tive) only for values of x between 0 and 1. Also, 
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Notice that p (x) is the distribution of only the detectable 
faults. 
The distribution p (x) for a circuit can be determined in 
several different ways. Testability analyses like PREDICT 
[4] and COP [5] determine fault detection probabilities to 
various degrees of accuracy. General sequential circuits can 
be analyzed through true-value simulation with random vec- 
tors [6 ] .  In Section 3, we present a method of estimating 
p (x) from fault simulation. 
Fault Coverage. Fault coverage is the percentage (or frac- 
tion) of faults covered by test vectors. Generally, this cover- 
age is over the set of all single stuck-at faults after it has 
been reduced by fault collapsing. To remove ambiguity, we 
will use a slightly modified definition. Most large circuits 
contain some redundant faults. By definition, these faults 
can not be detected by any test. The percentage of such 
faults is small but finite, usually less than 5%. We define 
coverage as 
(1) 
detected faults + redundant faults 
total faults Fault Coverage = 
An altemative definition of fault coverage is sometimes used 
in which the number of redundant faults is subtracted from 
the total faults instead of adding to detected faults. Even 
though finding all redundant faults may be very difficult, our 
method provides an estimation of fault coverage as defined 
by equation (1). 
Fault Coverage of Random Vectors. Since there are 
p (x)& faults with detection probability x, the mean coverage 
among these faults by a random vector is xp (x)dr. Suppose 
we apply a sequence of random vectors to the circuit. The 
mean coverage by the first vector is 
1 
Y 1 = JXP (XI& 
Actual coverage by a random vector may differ from this 
average by a random quantity. However, this variance will 
be small for circuits with large number of faults (this follows 
from the central limit theorem in statistics.) After removing 
the faults detected by the first vector: the distribution of 
detection probabilities of the remaining faults can be shown 
to be (1-x)p (x ) .  Thus the coverage of two vectors is 
0 
1 1 
~ 2 = ~ 1  + J x c ~ - x ) P c x ) ~ =  j x [ l  + ( ~ - x ) I P ( x ) ~  
0 0 
Similarly, the coverage of n vectors is 
y,, = Jx [I + (1-X) + (1-x12+ . . + (1-x)n-l lp 
1 
0 
where I ( n )  is the integral in the last equation. If we con- 
sider n as a continuous variable and define new variables, 
o = -In (1-x) and 6 = n +1 then we have 
w 
F (6) = Je+ P (w)dw 
0 
where, F (6) = 1-yg-1 and P (0) = p (l-e-w ). The last 
equation represents the Laplace transform. 
Fault Coverage of Deterministic Vectors. We assume 
deterministic vectors to have the following properties: 
Every vector detects at least one new fault that was not 
covered by the previous vectors. 
Every vector may also detect some previously 
undetected faults depending on their detection probabili- 
ties. 
For sequential circuits, the same properties are applica- 
ble to vector sequences. For a combinational circuit with a 
total of Y faults, the coverage by the first deterministic vector 
is 
1 1 1 y1 = - + (1 - -)jxp (x)dX 
Y Y O  
The first term on the right hand side is the coverage due to 
the fault for which this vector was generated and the second 
term is the random coverage from the remaining faults. 
Similarly, the coverage by the first two vectors is 
Here, the first term is the fault coverage by the f i s t  vector, 
the second term is the coverage of the single target fault for 
which the second vector is derived, and the third term is the 
additional random coverage by the second vector. Proceed- 
ing recursively, we obtain y,, in the following form: 
(3)  
This equation is valid only for those values of n for which 
y,, I 1.0. We use the following approximation: 
(4) 
where 1 << n < Y .  
3. Determination of p(x) and I(n) 
In [3]  we proposed a method of estimating p (x) and 
I ( n )  by simulating a sample of faults withour fault dropping 
However, the method could be expensive as it requires a 
change in the normal mode of test generation. In the follow- 
ing analysis we propose a more attractive altemative. 
Suppose we simulate a set of n, faults with fault drop- 
ping. That is, a fault is dropped from further consideration 
as soon as it is detected by the fault simulator. The fault set 
may contain all faults or just a randomly selected subset of 
all faults in the circuit. For each simulated fault a random- 
fist-detection (FGD) flag is maintained. This flag 
remembers the vector number at which the fault was first 
detected randomly by a test vector. Since random detection 
is required, the flag of a fault targeted for deterministic test 
generation is not affected by the generated vector. During 
test generation, any fault found to be redundant is removed 
from the sample fault list. Let a fault f be randomly-fmt- 
detected at vector number i .  Then, using Bayes theorem [7 ] ,  
f has the conditional detection-probability distribution: 
x(1-x)i-l 4 ( x )  i = 1,2, . . . ,N Pi(x) = 1 
jx(1-x)i-l 4 (x)& 
0 
where N is the number of test vectors. The probability den- 
sity q ( x )  in the above expression represents the a priori 
detection probability of a fault. For simplicity, we assume 
that before the detection data becomes available, the detec- 
tion probability of a fault can be anywhere between 0 and 1. 
Thus, 4 ( x )  = 1 for 0 I x I 1, and 4 ( x )  = 0, otherwise. This 
gives 
p i ( x )  = i ( i+ l )x( l -x) i - l  O I X I l  ( 5 )  
With each vector number i we will have an associated 
number wi representing the number of faults whose RFD 
flags have the value i .  Further, 
N 
i =1  
W O  S ns- x w i  
is the count of all the faults in the sample whose RFl) flag is 
not defined. Recall that n, is the number of faults in the 
fault sample and N is the number of test vectors. Also note 
that a fault chosen as a target for test generation but not 
detected by any other vectors will be included in this count. 
The remaining faults included in the W O  count might or 
might not be detectable. Even though the sample size n, is 
adjusted to exclude faults that were found redundant 
(undetectable), it is not necessary to cover every detectable 
fault in the sample. In practice, test generators use some 
preselected time limit for abortion and, as a result, leave cer- 
tain faults undetected without classifying them as redundant. 
Every fault included in the W O  count has the property that it 
was not randomly detected by any of the N vectors and thus 
will have the Bayesian detection-probability distribution 
0 
After evaluating the integral, we get 
P O ( X )  = (N + 1 ) ( 1 - ~ ) ~  0 I x I 1 (6)  
under the uniform a priori distribution 4 (x ) .  
plete detection probability distribution as follows: 
From equations ( 5 )  and (6),  we can now write the com- 
(7)  
Evaluation of I(n). The integral I (n), defined in equa- 
tion (2),  can be easily evaluated if we substitute the above 
expression for p (x ) .  On simplification, the following result 
is obtained: 
l N  
P = - E w i  p i @ )  
"S i=o 
Once wi's have been obtained from fault simulation, I (n) 
can be computed from the above equation. 
4. Applications 
We discuss four applications of the analysis presented 
above. 
Testability Assessment. The function p(x) (or the function 
I(n) derived from it), represents the testability of the circuit. 
If it is determined by a topological analysis of the circuit 
[4,5], then it represents testability by random vectors. How- 
ever, a determination from fault coverage data will include 
the characteristics of test vectors also. In the earlier stages 
of a design such an assessment of testability can be useful. 
Designers often write functional vectors for design verifica- 
tion. Since these vectors are not written for specific fault 
targets they can be regarded as random. They can be used to 
determine p (x). Large values of p ( x )  near x = 0 will signal 
a testing problem. 
In our model for deterministic test generation we 
assumed that a test generated for a fault will behave like a 
random vector for other faults. Under the assumption, it is 
possible to estimate the functions p(x) and I (n)  even during 
the standard test generation process as described in the last 
section. Figs. 3 and 4 show the results for three ISCAS cir- 
cuits [2] .  
The p(x) data in Fig. 3 were obtained in each case while 
generating tests for a sample of faults. Note that the random 
pattem testability exhibited in this figure is dependent not 
only on the circuit but also on the random-pattern charac- 
teristics of the derived test vectors. As a simple measure of 
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Fig. 3 Experimentally determined p(x). 
testability, we may use the area under the curve for detecta- 
bilities (x  values) less than a certain threshold value, say, 0.1. 
Under the criterion, C6288 is significantly more testable than 
the other two circuits. Among the other two circuits, C2670 
is slightly more testable than C7552. Similar conclusions 
can be drawn from the data for I (n) shown in Fig. 4. These 
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Fig. 4 Experimentally determined I(n). 
results are in agreement with the amount of test generation 
effort necessary for the three circuits. 
Fault Coverage Determination. Once the functions p{x)  
and I{n) have been determined, the fault coverage can be 
estimated for any length of the vector set. Equation (2) is 
used for random vectors, and equation (4), for deterministic 
vectors. 
As an example, we will consider the evaluation of fault 
coverage for the (3552  circuit using the data presented in 
Figs. 3 and 4. We remind the reader that the test vectors in 
this case are not really random but we assume that they 
cover non-targeted faults in a random fashion; the results 
obtained from another experiment where the vectors were 
generated by a truly random (or a pseudo-random) process 
are likely to be very different. The following table summar- 
izes the random and deterministic coverages predicted for 
this circuit: 
Vector Random Deterministic 
Number Coverage Coverage - - 
5 60.8% 60.9% 
20 
50 
100 
140 
81.1% 
89.4% 
93.4% 
94.9% 
8 1.4% 
90.1% 
94.8% 
96.7% 
Test Length. For any given fault coverage the required 
length of vector set can be easily predicted from equation (4). 
Such a prediction would be useful in planning of testing for a 
complex VLSI device. 
As an example, from the I ( n )  data for (3552 shown in 
Fig. 4, Eq. (4) would predict a deterministic test length of 
between 80 and 90 for a 95% fault coverage. We generated 
113 vectors for this circuit using the test generation scheme 
described in the next subsection. Using a fault simulator, the 
fault coverage values for the first 80 and 90 vectors were 
determined to be, respectively, 90.4% and 92.0%. This circuit 
is known to have 4.5% redundant faults [8] which are 
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included in our definition (see Eq. (1)) of the fault coverage 
but not in the coverage reported by the fault simulator. The 
modified values of the fault coverage, 94.9% and 96.5%, 
indeed span the 95% fault coverage for which we made the 
prediction. 
Test Generation. Based on the analysis given above we 
have developed a sampling method for test generation [3]. In 
this method, vectors are generated using a random sample of 
faults. The analysis provides the size of the sampled fault 
set that will be required for any given fault coverage. Also, 
the coverage of the generated vectors over the entire fault 
population is estimated without simulating all faults. 
It is well known that that the complexity of fault simu- 
lation, which is one of the most expensive CAD tasks, grows 
with the number of faults being simulated. As an example, 
we provide the data on sequential test generation for a chip 
with 4,856 faults. A random sample of 1,OOO faults was 
chosen for test generation. A sequence of 842 test vectors 
was generated and found to cover 98.2% of the faults in the 
sample. In a separate run, the fault coverage of the same 
sequence of test vectors was determined to be 82% over the 
whole fault population. The run times for this experiment on 
a VAX8650 computer were as follows: 
Test Generation: 64,062 seconds 
Fault Simulation 
Sample: 86,585 seconds 
All faults: 462,234 seconds 
Clearly, there is strong motivation for being able to predict 
the population coverage without spending such enormous 
amounts of computer time on fault simulation for all the 
faults. 
Our proposed test-generation-by-fault-sampling approach 
can be summarized as follows. We start with an initial fixed 
size sample of 500 faults for test generation and assessment 
of testability as described in Section 3. If a fault is deter- 
mined to be redundant it is removed from the sample. When 
the sample is exhausted, the detection data are used to deter- 
mine the counts wi’s for p ( x )  and I ( n )  computation. Let s 
be the fraction of sampled faults exhausted by test generation 
and N be the number of vectors generated. Then the follow- 
ing equation can be used to estimate the fault coverage over 
all faults: 
f ( N )  = 1 - I ( N )  + d ( N )  (9) 
The reader is referred to [3] for a derivation of this relation. 
If the estimated fault coverage exceeds the desired coverage, 
say C, the test generation process can stop, otherwise, we 
carry out exactly one more cycle of test generation on a 
larger fault sample. Let s‘ be the required sample size and 
assume that it is exhausted by generation of N‘ vectors. 
Making the appropriate substitutions in Eq. (9), we must 
have 
(10) 
In addition, rewriting Eq. (4) when a sample s’Y of faults is 
completerly covered by N‘ vectors, we have 
C = 1 - I (N’) + s’I (N’) 
N’ = s’Y I (N‘) (1 1) 
For any required fault coverage, C, equations (10) and (1 1) 
can be solved numerically for s’ by eliminating N’. 
We illustrate the above procedure for the C2670 circuit 
which has a fault population of 2,747 single stuck type faults. 
A random sample of 500 faults was chosen for test genera- 
tion. Of these, 12 faults were determined to be redundant by 
the test generator. The remaining 488-fault sample was 
exhausted by 65 test vectors. The p (x )  and I ( n )  testability 
functions obtained from this run are shown in Figs. 3 and 4 
respectively. These vectors were estimated to cover 94% of 
all the faults in the circuit. We chose 95% as the target fault 
coverage and determined the requisite sample size to be 35% 
(961 faults). We added an additional 500 randomly chosen 
faults to the original sample. Before restarting the test gen- 
eration process we needed to simulate the 65 already gen- 
erated vectors on these additional faults. In the second test- 
generation pass an additional 31 test vectors were generated 
to cover a total of 978 faults in the enlarged sample; the 
remaining faults were determined to be redundant by the test 
generator. The estimated coverage of the 96 generated vec- 
tors was determined to be 96.4% according to Eq. (10). In a 
separate fault simulation run carried out for verification of 
results, the actual fault coverage of these vectors was deter- 
mined to be 97.2% (this includes 4.5% redundant faults). 
Similar experiments were carried out for two other ISCAS 
circuits: C6288 and ( 3 5 5 2 .  The results are summarized in 
Table 1. 
- 
‘amplc 
Size - 
500 
- 
97 8 
- 
1485 
- 
ble 1 - Test generation 
Circuit Name + 
Total Faults + 
Vectors + 
Adjusted sample size + 
Sample Cov. (%) + 
Estimated Cov. (%) + 
Measured Cov. (%) + 
Test gen. CPU Sec. + 
Fault Sim. CPU Sec. 4 
vectors + 
Sample Cov. (%) + 
Estimated Cov. (%) + 
Measured Cov.(%) 4 
Test gen. CPU Sec. + 
Fault Sim. CPU Sec. + 
Vectors -+ 
Sample Cov. (%) + 
Estimated Cov. (%) -+ 
Measured Cov. (%) + 
Test gen. CPU Sec. + 
Fault Sim. CPU Sec. + 
,y faull 
C2670 
2747 
65 
488 
100.0 
94.0 
- 
1300 
14 
96 
100.0 
96.4 
97.2 
2900 
20 
amplii 
26288 
1744 
34 
500 
100.0 
97.0 
98.4 
20 
20 
-
-
- 
- 
- 
- 
- 
C7552 
7550 
77 
496 
100.C 
93.2 
-
- 
- 
698 
45 - 
- 
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95.5 
95s 
2855 
78 - 
5. Conclusion 
Briefly, the conmbutions of our work can be summar- 
ized as follows: 
(a) A precise relationship is developed between circuit tes- 
tability and fault coverage. 
(b) A method is presented to estimate circuit testability 
from fault simulation data collected in the normal 
course of test generation. The testability, so estimated, 
takes account of both the circuit topology and the 
characteristics of test vectors. 
(c) Applications of interest to test engineers include fault- 
coverage prediction for random and deterministic vec- 
tors, test length prediction for a desired fault coverage, 
and test generation by fault sampling. 
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